

Temperature Compensated Crystal Oscillators [TCXO " M " and VCTCXO " VM "]



TCXO
MJF538_

VCTCXO
VMJF538_

SMD

1.8 V **2.5 V** **3.3 V**

Min.
15
MHz

Max.
2,100
MHz



Features

300 fs Phase Jitter (typ.)


Mercury's QuikXO Quick-Turn TCXO that can be delivered in days, support high frequency up to 2.1 GHz. miniature product size, An integrated phase jitter performance of 300 fs RMS. Supports all popular formats: CMOS, PECL, LVDS, HCSL and CML. Gaining its precision frequency control market position by providing engineers with next-day samples for prototypes and fast delivery for volume production.

General specifications , at Ta = +25°C

| Model | (V) MJF538T | (V) MJF538P | (V) MJF538D | (V) MJF538C | (V) MJF538Q |
|--|--|---|--|--|--|
| Output Logic | CMOS | PECL | LVDS | HCSL | CML |
| Supply Voltage V _{DD} (code) | + 1.8 V _{DD} ± 5% + 2.5 V _{DD} ± 10% + 3.3 V _{DD} ± 10% | -- | -- | + 1.8 V _{DD} ± 5% + 2.5 V _{DD} ± 10% + 3.3 V _{DD} ± 10% | + 1.8 V _{DD} ± 5% + 2.5 V _{DD} ± 10% + 3.3 V _{DD} ± 10% |
| Available Frequency Range | 15 ~ 250 MHz | 15 ~ 2,100 MHz | 15 ~ 2,100 MHz | 15 ~ 700 MHz | 15 ~ 2,100 MHz |
| Load | 15pF | 50 Ω into V _{DD} - 2V or Thevenin equivalent | 100 Ω between output and complimentary output | 50 Ω to GND | 50 Ω to V _{DD} |
| Output Logic " High " , " 1 " | 90% V _{DD} min. | V _{DD} - 1.03 V min. V _{DD} - 0.6 V max. | 1.4 V Typical 1.6 V max. | V _{DD} : 0.66V min. V _{DD} : 1.15V max. | V _{DD} - 0.085V min. V _{DD} = max. |
| Output Logic " Low " , " 0 " | 10% V _{DD} max. | V _{DD} - 1.85 V min. V _{DD} - 1.6 V max. | 1.1 V Typical 0.9 V min. | V _{DD} : 0.0V min. V _{DD} : 0.15V max. | V _{DD} - 0.6V min. V _{DD} - 0.32V max. |
| Current Consumption (V _{DD} = + 3.3 V) | 75 mA typ. 90 mA max. | 100 mA typ. 120 mA max. | 75 mA typ. 90 mA max. | 80 mA typ. 100 mA max. | 70 mA typ. 85 mA max. |
| Current with Output Disable | 62 mA typical | 99 mA typical | 74 mA typical | 79 mA typical | 69 mA typical |
| Rise Time / Fall Time | 5.0 ns max. (10% to 90% Waveform) | 0.4 ns max. (20% to 80% Waveform) | 0.4 ns max. (20% to 80% Waveform) | 0.4 ns max. (20% to 80% Waveform) | 0.4 ns max. (20% to 80% Waveform) |
| Initial Calibration Tolerance | ± 1.0 ppm. max. at +25°C ± 2°C. | | | | |
| Frequency Stability Codes | Temperature (ref to +25°C) | | ± 2.5 ppm over -40°C to +85°C | | |
| | Aging | | ± 1.0 ppm max . , per year at 25°C | | |
| | Voltage Change | | ± 0.2 ppm max . , for a ± 5% input voltage change. | | |
| | Load Change | | ± 0.2 ppm max . , for a ± 10% load condition change. | | |
| | Reflow | | ± 1.0 ppm max . , 1 reflow and measured 24 hours afterwards. | | |
| Phase Jitter , rms (typical) (12 KHz to 20 MHz) | 15 MHz ~ 50 MHz | 500 fsec typical | | | |
| | 51MHz ~ 250 MHz | 300 fsec typical | | | |
| | 251 MHz ~ 2,100 MHz | 250 fsec typical | | | |
| Duty Cycle | 50 % ± 5% | | | | |
| Start-up Time | 5 m sec (typ.) ; 10 m sec. (max.) | | | | |
| Aging at Ta = +25°C | ± 3 ppm max. for first year at 25°C | | | | |
| Storage Temperature | -55°C to + 150°C | | | | |
| Control Voltage Function on Pad 1 | | | Output Enable Function on pad 2 | | |
| Control Voltage Center and Range | +1.5V ± 1.0V for both V _{DD} = 2.5V and 3.3V | | OE Control | 70% of V _{DD} (min.) to enable output. | |
| Frequency Pulling Range | ± 8 ppm min. | | | 30% of V _{DD} (max.) to disable output | |
| Linearity | ± 1 % typical. ± 10% max. | | | Output Enable Time | |
| Transfer Function | Positive Transfer | | | 200 ns. Max. | |
| Absolute Voltage | 3.8 V max. | | Output Disable Time | | |
| Input Impedance | 5 MΩ typical. | | 50 ns. Max. | | |
| Harmonics | 10KHz typ. Measured at -3 dB | | | | |

Outline Dimensions (Unit : mm) , Suggested pad Layout for SMDs

MJF538_ , VMJF538_



Temperature Compensated Crystal Oscillators [TCXO " M " and VCTCXO " VM "]



TCXO
MJF538

VCTCXO
VMJF538

SMD

1.8 V

2.5 V

3.3 V

Min.
15
MHz

Max.
2,100
MHz

Part Number Format and Example

Example : MJF538T33-100.000-2.5/-30+85

| | | | | | | | | | |
|-------------------|--------------------------|----------|-----------------|---|----------------------|---|-------------------------|---|-----------------------------|
| MJF | 538 | T | 33 | - | 100.000 | - | 2.5 | / | -40+85 |
| Hold Type | Package Size | T : CMOS | Supply Voltage | | Center Freq. (MHz) | | Freq. Stability (ppm) | | Operating Temperature Range |
| " MJF " : TCXO | " 538 " | P : PECL | " 33 " for 3.3V | | | | | | |
| " VMJF " : VCTCXO | (5.0 * 3.2 mm) 8pad | D : LVDS | " 25 " for 2.5V | | | | | | |
| | | C : HCSL | " 18 " for 1.8V | | | | | | |
| | | Q : CML | | | | | | | |

Test Circuits and Output Waveforms

| | |
|--|---|
| <p style="text-align: center;">CMOS Output Waveforms</p> | <p style="text-align: center;">Differential Output Waveforms</p> |
| <p style="text-align: center;">CMOS Test Circuit</p> | <p style="text-align: center;">LVDS Test Circuit</p> |
| <p style="text-align: center;">PECL Test Circuit</p> <p>VDD = 3.3 V : R1 = R3 = 127 Ω ; R2 = R4 = 82.5 Ω VDD = 2.5 V : R1 = R3 = 250 Ω ; R2 = R4 = 62.5 Ω</p> | <p style="text-align: center;">HCSL Test Circuit</p> |
| <p style="text-align: center;">CML Test Circuit</p> | |